5

6

7

8

9

10

11

12

13

14

1

2

3 4

And the state of t

1	1. A method for manufacturing a semiconductor device, the semiconductor
2	device having a DRAM including a cell capacitor formed in a DRAM region of a
3	semiconductor substrate, and a capacitor element formed in an analog element region of the
4	semiconductor substrate, the method comprising the steps of:

- (a) simultaneously forming a well and an impurity region that is used to electrically connect a lower electrode of the capacitor element and another semiconductor element, wherein the well is located in the semiconductor substrate in the DRAM region, and the impurity region is located in the semiconductor substrate in the analog element region;
- (b) simultaneously forming a storage node of the cell capacitor and the lower electrode;
 - (c) simultaneously forming a dielectric layer of the cell capacitor and a dielectric layer of the capacitor element; and
 - (d) simultaneously forming a cell plate of the cell capacitor and an upper electrode of the capacitor element.
- 2. A method for manufacturing a semiconductor device according to claim 1, further comprising the step of:
- (e) forming a first resistance element and a second resistance element in the analog element region,
- 5 wherein the step (e) is carried out simultaneously with the step (d), and
- wherein a number of ion-implantations of impurity in a region where the first
- 7 resistance element is to be formed is greater than a number of ion-implantation of impurity
- in a region where the second resistance element is to be formed so that a resistance value of
- 9 the first resistance element is lower than a resistance value of the second resistance element.

3

4

5

6

7

8

1

2

3

4

5

6

7

8

1	3.	A method for manufacturing a semiconductor device according to claim	1,
2	further compr	ising the step of:	

- (e) forming a first resistance element and a second resistance element in the analog element region,
- wherein the step (e) is carried out simultaneously with the step (d), and
 wherein an impurity is diffused in a region where the first resistance element is to be
 formed so that a resistance value of the first resistance element is lower than a resistance
 value of the second resistance element.
- 4. A method for manufacturing a semiconductor device according to claim 1, further comprising the step of:
- (e) forming a first resistance element and a second resistance element in the analog
 element region,
 - wherein the step (e) is carried out simultaneously with the step (d), and wherein a silicide layer is formed in a region where the first resistance element is to be formed so that a resistance value of the first resistance element is lower than a resistance value of the second resistance element.
 - 5. A semiconductor device having a DRAM including a cell capacitor formed in a DRAM region of a semiconductor substrate, and a capacitor element formed in an analog element region of the semiconductor substrate, the semiconductor device comprising: an interlayer dielectric layer, impurity region and an embedded connection layer, wherein the interlayer dielectric layer is located between the semiconductor substrate and the capacitor element,
 - the embedded connection layer and the impurity region are used to electrically connect a lower electrode of the capacitor element to another semiconductor element,
- 9 the impurity region is located in the semiconductor substrate,
- the embedded connection layer is located in a connection hole formed in the interlayer dielectric layer,

one end of the embedded connection layer connects to the lower electrode at a		
bottom surface of the lower electrode, and		
another end of the embedded connection layer connects to the impurity region.		
6. A semiconductor device according to claim 5, further comprising		
an additional capacitor element,		
wherein the additional capacitor element is located in the analog element region, and		
the capacitor element and the additional capacitor element are serially connected to		
each other by the embedded connection layer and the impurity region.		
7. A semiconductor device according to claim 5, further comprising a first		
resistance element and a second resistance element,		
wherein the first resistance element and the second resistance element are located in		
the analog element region, and		
an impurity concentration of the first resistance element is higher than an impurity		
concentration of the second resistance element so that a resistance value of the first		
resistance element is lower than a resistance value of the second resistance element.		
8. A semiconductor device according to claim 6, further comprising a first		
resistance element and a second resistance element,		
wherein the first resistance element and the second resistance element are located in		
the analog element region, and		
an impurity concentration of the first resistance element is higher than an impurity		
concentration of the second resistance element so that a resistance value of the first		
resistance element is lower than a resistance value of the second resistance element.		

- 9. A semiconductor device according to claim 5, further comprising a first resistance element and a second resistance element,
- wherein the first resistance element and the second resistance element are located in the analog element region, and
- the first resistance element includes a silicide layer so that a resistance value of the first resistance element is lower than a resistance value of the second resistance element.
- 1 10. A semiconductor device according to claim 6, further comprising a first resistance element and a second resistance element,
- wherein the first resistance element and the second resistance element are located in the analog element region, and
- the first resistance element includes a silicide layer so that a resistance value of the first resistance element is lower than a resistance value of the second resistance element.
- 1 11. A semiconductor device according to claim 5, wherein a thickness of a
 2 dielectric layer of the capacitor element is identical with a thickness of a dielectric layer of
 3 the cell capacitor.
- 1 12. A semiconductor device according to claim 6, wherein a thickness of a
 2 dielectric layer of the capacitor element is identical with a thickness of a dielectric layer of
 3 the cell capacitor.
- 1 13. A semiconductor device according to claim 7, wherein a thickness of a 2 dielectric layer of the capacitor element is identical with a thickness of a dielectric layer of 3 the cell capacitor.
- 1 14. A semiconductor device according to claim 9, wherein a thickness of a
 2 dielectric layer of the capacitor element is identical with a thickness of a dielectric layer of
 3 the cell capacitor.

1

2

3

1	15. A method for manufacturing a semiconductor device, the semiconductor
2	device having a DRAM including a cell capacitor formed in a DRAM region of a
3	semiconductor substrate, and a capacitor element formed in an analog element region of the
4	semiconductor substrate, the method comprising:
5	forming a well and an impurity region that is used to electrically connect a lower
6	electrode of the capacitor element and another semiconductor element, wherein the well is
7	located in the semiconductor substrate in the DRAM region, and the impurity region is
8	located in the semiconductor substrate in the analog element region;
9	forming a second conducting layer and etching a portion of the second conducting
10	layer to form a storage node of the cell capacitor and the lower electrode;
11	forming a dielectric layer and etching a portion of the dielectric layer to form a
12	dielectric layer of the cell capacitor and a dielectric layer of the capacitor element; and
13	forming a third conducting layer and etching a portion of the third conducting layer
14	to form a cell plate of the cell capacitor and an upper electrode of the capacitor element.

16. A method according to claim 15, further comprising forming a first resistance element and a second resistance element in the analog element from the third conducting layer, wherein a resistance value of the first resistance element is lower than that of the second resistance element.